Abstract-A hybrid modular multilevel converter, comprising a mixture of full-bridge and half-bridge submodules, provides tolerance to dc faults without compromising the efficiency of the converter to a large extent. The inclusion of full bridges creates a new freedom over the choice of ratio of ac-to-dc voltage at which the converter is operated, with resulting impact on the converter's internal voltage, current, and energy deviation waveforms, all of which impact the design of the converter. A design method accounting for this and allowing the required level of derating of nominal submodule voltage and uprating of stack voltage capability to ensure correct operation at the extremes of the operating envelope is presented. A mechanism is identified for balancing the peak voltage that the full-bridge and half-bridge submodules experience over a cycle. Comparisons are made between converters designed to block dc-side faults and converters that also add STATCOM capability. Results indicate that operating at a modulation index of 1.2 gives a good compromise between reduced power losses and additional required submodules and semiconductor devices in the converter. The design method is verified against simulation results, and the operation of the converter at the proposed modulation index is demonstrated at the laboratory scale.
I. INTRODUCTION
A HALF-BRIDGE (HB) modular multilevel converter (MMC) delivers a high-power voltage-source converter with high efficiency and controllability [1] . However, it remains weak to dc-side faults because of its inability to generate a negative voltage within its stacks of submodules (SMs) and, therefore, inability to control the fault current through the antiparallel diodes [2] of each SM. If dc fault (DCF) tolerance is a required feature of the converter, as it may be in overhead line applications or multiterminal networks, then this issue could be solved by replacing the HB SMs with full-bridge (FB) SMs. The authors are with the Department of Electrical and Electronic Engineering, Imperial College London, London SW7 2AZ, U.K. (e-mail: p.judge@ic. ac.uk; g.chaffey@ic.ac.uk; michael.merlin@ic.ac.uk; p.clemow@ic.ac.uk; t.green@ic.ac.uk).
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Digital Object Identifier 10.1109/TPEL.2017.2719103 However, this leads to a significant increase in the overall power losses within the converter, assuming that the same modulation index is used [3] . An interesting compromise between these options is a hybrid design [4] , in which each arm of the converter contains a stack of SMs that contain a mixture of HB and FB SMs. By including a sufficient number of FB SMs within each arm, the converter could be designed to be DCF tolerant without compromising the overall efficiency of the converter to the same extent that a wholly FB design would. This hybrid MMC design is illustrated in Fig. 1 .
Other options for achieving DCF tolerance include designing the converter with different SM arrangements, such as the clamp-double SM [5] , semi-FB [6] , diode clamp SM [7] , and clamp single SM [8] . Other hybrid converter topologies, with different operating principles to the MMC, such as the alternate arm converter [9] and the ac-side cascaded H-bridge converter [10] , have also been proposed to address this issue. In addition to these, other options for preventing ac-side fault current This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ contribution to DCFs have been presented, such as the bypassthyristor-based methods presented in [11] and [12] .
The inclusion of FB SMs within the converter arm means that the converter's output voltage is no longer constrained by the dc pole voltage (i.e., ± V D C 2 ) [13] , allowing the converter to be designed to overmodulate (i.e., m > 1) its output during normal operation. As the modulation index (m) (which defines the ratio of the peak ac phase voltage to dc pole voltage) at which the converter operates is increased, the maximum voltage that each arm of the converter must be capable of generating increases, leading to an increase in the overall required voltage rating of the stack, with more semiconductor devices required in the conduction path. At the same time, the ac component of the arm current is reduced leading to a reduced RMS current flowing through each converter arm for a given P/Q set point. Because of these changes in the current and voltage waveforms, the overall energy deviation of the stacks of SMs within the converter is also impacted. This then has an impact on how each SM is rated, and how the overall voltage capability of stack of SM is chosen so that the converter is capable of operating across its entire P/Q specification.
The possibility of designing the hybrid MMC to overmodulate its output and all of the impacts that this will have on its dimensioning has received some attention [6] , [13] , [14] , but a full investigation into what modulation index results in the highest efficiencies has not yet been performed. In [13] , the design of the hybrid MMC, considering operation at modulation indexes of 0.8163 and 1.633, was investigated. Modulation indexes between these two values were not considered, but an expression for the required number of FB SMs to block the ac-side contribution to a DCF was derived. Issues with voltage divergence between the FB and HB SMs at higher modulation indexes were identified. In [15] , the authors consider hybrid MMC designs with a varying modulation index, as well as the design impact of requiring the converter to operate with a reduced dc voltage during adverse weather conditions in overhead line applications. The impact of the modulation index on the converters energy deviation, with a subsequent impact on the design of the converter, is neglected. In addition, no modulation index is identified as preferable from a power loss perspective. In [14] , analytical expressions for the energy deviation and SM capacitor voltage ripple of FB converters were presented as a function of the converter's modulation index. The authors propose the use of a modulation index of 1.4 because this was found to result in the elimination of the fundamental component within the SM capacitor voltage ripple. In [6] , an MMC design using semi-FB SMs was presented, but efficiency results were not presented. Following the lead in [14] , the authors show experimental results of the converter operating at a modulation index of 1.4. In [16] , a method for charging of the SMs during ac-side startup of the converter was presented. An expression for the capacitor ripple voltage was derived as a function of the modulation index. In [17] , the design of hybrid MMCs using various different SM topologies was investigated. However, the analysis was performed assuming a relatively low modulation index of 0.81 in all cases. Other works have focused on the control of hybrid MMC [18] and its DCF ride-through capability [16] , [19] as well as reliability aspects of the design [20] . Other multilevel converter topologies have also been designed to overmodulate their output. The alternate arm converter has been designed to operate at a modulation index of 4 π (≈ 1.27), as this results in a net zero deviation in the stored energy within the converter over a cycle.
This paper presents full design investigation including analysis of the impact that the choice of modulation index has on the required derating of the SMs below their peak rated voltage, the required number of SMs, and the overall converter efficiency. In Section II, a difficulty with the design is identified where the peak voltage reached by the FB and HB SMs within the hybrid MMC at higher modulation indexes does not balance. A solution to this issue is also proposed. In Section III, derivations of the internal voltage, current, and energy deviation waveforms of the converter as a function of the modulation index are given. In Section IV, the expressions for the voltage and energy deviation waveforms are employed in a methodology, which allows a hybrid MMC to be designed for a given P/Q specification with a given SM design. The method outputs the nominal voltage at which each SM should be operated and the required total number of HB SMs and FB SMs. The method is extended to the case where the hybrid MMC is required to be capable of operating as a STATCOM while connected to a shorted dc bus. In Section V, the design method is used to investigate what modulation index gives the highest efficiency. A sweep of designs through a range of modulation indexes is performed, examining the required increase in the number of SMs, the ratio of FB SMs to HB SMs, and the overall converter efficiency. In Sections VI and VII, the design methodology is verified against both simulation and laboratory-scale experiment.
II. PEAK-VOLTAGE-BALANCING MECHANISM
The hybrid MMC has a functional limit [21] on the maximum modulation index at which it can operate before the ratio of FBs to HBs must be increased past the level required to give DCFblocking capability. This is because only the FB SMs are capable of generating the negative portion of the stack voltage waveform, and the different duties of the FB SMs and HB SMs result in their energy levels diverging during this portion of the cycle. At higher modulation indexes, it becomes impossible for the SM voltage-balancing mechanism to rebalance the imbalance generated during the negative portion of the stack voltage cycle. This leads to an overall energy divergence between FB SMs and HB SMs.
One design issue related to the balancing problem that has not been reported is that while it still may be possible to balance the energy content of the FB and HB portions of the arm over each cycle, it may not be possible to do this by the time the overall energy deviation of the stack of SMs reaches its maximum. This condition would result in an imbalance between the peak voltage that the FB SMs and HB SMs reach, which may require further derating of the nominal SM voltage below the peak rated SM voltage. This would require an increase in the overall required number of SMs and reduction in converter efficiency as a consequence [22] . This problem is illustrated in Fig. 2 for To mitigate this problem, a closed-loop controller, shown in Fig. 3 , has been developed, which adjusts the SM voltages sent to a sorting-algorithm-based voltage-balancing mechanism. To achieve this, the controller acts upon the measured error of the peak voltage reached by the average of all SMs and the peak voltage reached by the average of the HB SMs. This error is passed to a discrete integral controller, which is triggered once per cycle. This integral controller outputs an adjustment factor, ΔV adjust . This adjustment factor adjusts a normalization factor for the HB SMs, which is calculated by subtracting ΔV adjust from V SM nom , while the FB SMs are normalized by V SM nom . This has the effective action of causing the SM balancing mechanism, which is based upon a sorting algorithm [23] , to preferentially select/deselect the HB SMs over the FB SMs, so as to drive the peak voltage reached by each set of SMs together. The proposed peak-voltage-balancing mechanism is applicable to controllers where the overall energy content within the stack of SMs is regulated independently of the SM voltage-balancing mechanism and modulation, such as in the controller presented in [24] .
The proposed controller only acts upon the voltages passed to SM voltage-balancing mechanism during portions of the cycle when P stack is negative (i.e., SM capacitors are being discharged), while during portions of the cycle where P stack is positive, unmodified normalized SM voltages are passed to the voltage-balancing mechanism. Doing this ensures that the voltage-balancing mechanism operates on the actual SM voltages when the SMs are approaching their peak value, allowing effective voltage balancing to take place at this point, limiting any overshoot of individual SMs above the peak average value.
The operation of this controller is illustrated in Fig. 4 , for a hybrid MMC operating at a modulation index of 1.45, operating at rated rectifying power and 0.3-p.u. capacitive reactive power. The controller is activated at t = 0.04 s. Before this, an imbalance between the peak FB and HB voltages can be seen, with the FB SMs reaching higher peak voltages. When the controller is activated, the peak voltages reached by each set of SMs can be seen to be quickly equalized. The overall average SM voltage within the stack can be seen to be unaffected by the operation of the proposed peak-balancing controller.
III. CONVERTER WAVEFORM DERIVATION
A single-phase diagram of an MMC interfaced to an ac system through a transformer is shown in Fig. 5 , where L phase is the leakage reactance of the converter transformer and L arm are the arm inductors. The leakage inductance of a transmissionscale transformer is significant, in the region of 0.14 p.u. [22] . The voltage rise across the converter transformer, therefore, cannot be ignored when calculating the internal voltage waveforms within the converter. In addition, any P/Q set-point calculation should be referenced to the converter's point of common coupling (PCC) with the ac grid, rather than at the converter terminals.
In this work, it is chosen to define the modulation index (m) of the converter as the ratio between the magnitude of the nominal ac phase voltage at the PCC and the nominal dc pole voltage magnitude. The voltage at the PCC can be written as
where K AC is a scalar used to represent any variation in the ac voltage around its nominal value (
).
Assuming that any circulating current is well controlled, the arm inductors represent zero impedance to the dc side and appear in parallel on the ac side. The points at the top of the upper arm inductor and at the bottom of the lower arm inductor are, therefore, equipotential [25] . To simplify the analysis, it is useful to exploit this fact and do the analysis based on a virtual ac point (V c ), which represents the voltage at this equipotential point. The voltage at this virtual point, V c , can be expressed using the per unit system as
The voltage at V c can then be expressed as
where the value of K c is given by V c pu .
To calculate the phase current, it is also useful to calculate the ac-side power as measured at V c . This can be calculated as
The currents flowing through the converter can then be derived based upon the converter's P/Q set point and the ac voltage magnitude, in this analysis both referenced to V c .
The phase current I phase can be given as
where φ c is given by the angle of S c .
The dc current can be expressed as
where K DC is a scalar used to represent any deviation of the dc voltage from its nominal value (V DC ).
In an MMC operating under balanced conditions, the phase current is split evenly between the upper and lower arms, while the dc current is divided equally between all three phases of the converter. The arm current flowing through the upper arm of a phase leg can then be expressed as
The voltage generated by the upper stack of SMs within the converter, V stack , assuming the use of third-harmonic injection, can be written as follows, with the relative magnitude of the third harmonic given by a scalar K 3rd :
The power exchange of the stack can then be determined as a product of the arm current and the stack voltage, given in (9) . Integrating this stack power allows the exchange of energy between the stack and the ac and dc systems, ΔE stack , to be derived (10) [26] P stack (ωt) = |S c | 3
The variation in stack energy deviation at two different power factors, as well as maximum and minimum values around the P/Q envelope, is illustrated in Fig. 6 . The energy deviation values have been normalized, as noted in the figure. The maximum energy deviation, which is linked to the peak voltage that the SMs will reach [27] , can be seen to reduce for all power angles with an increasing modulation index. The minimum energy deviation can be seen to decrease with m for inductive power factors, but increase a little for capacitive power factors.
IV. DESIGN OF THE HYBRID MMC FOR A GIVEN P/Q SPECIFICATION
The P/Q capability of MMCs is limited by the peak rated voltage of the SMs, the stack voltage limit, the overmodulation limit (i.e., the stack must not attempt to generate a negative voltage), and the arm current limit [22] , [28] . In the hybrid MMC, the overmodulation limit is removed due to the presence of the FB SMs within each arm, with the sum FB-and HB-SM voltage defining a positive stack voltage limit and the sum FB-SM voltage defining a negative stack voltage limit.
When dimensioning an MMC, it is desirable to include the minimum number of SMs required in order to maximize the converter's efficiency. This must be done while respecting the operational limits of each SM in terms of their peak rated voltage, while ensuring that the stack of SMs always have enough voltage available to retain control over the arm current. In this work, it is assumed that the set point for the nominal SM voltage is the same under all operating conditions. Further optimizations to the design could be made through the use of techniques presented in [29] , though these are not considered in this paper.
This section details a methodology, which allows a multilevel converter to be designed for a given P/Q specification, given a particular SM design. The variables assumed to be known are the peak rated SM voltage (V max SM ) and the SM capacitor size (C). The method described here finds the nominal SM voltage and the overall required number of SMs (N ) (given by the total number of FB and HB SMs) that is required for the converter to operate across a given P/Q specification during normal operating conditions. The cases in which the converter must be capable of operating while connected to a shorted dc bus are considered, and an expression that gives the required ratio (K FB ) of FB SMs to the overall number of SMs (N ) is derived.
1) Peak SM voltage limit:
To make the best utilization of the SMs, and so maximize the efficiency of the converter, the nominal SM voltage should be chosen so that the voltage rating of the SM (V max SM ) should be reached only under the worst-case operating condition for steady-state operation [22] . To solve for this condition, it is useful to assume that the SMs are all tightly controlled around their instantaneous mean value and then solve for the peak rated mean SM voltage [22] . This assumption has been found to be valid for the case of the hybrid MMC if a mechanism to balance the peak voltage reached by the FB SMs and HB SMs, such as the one presented in Section II, is present. The point of the cycle where the instantaneous mean SM voltage reaches its peak within the arm corresponds to the peak positive energy deviation of the stack [27] . The nominal energy within an SM can, therefore, be expressed as in (11) , as the energy in the SM when it is at V max SM , minus the peak positive energy deviation of the arm (under the worst case specified operating condition) divided by the number of SMs
Equating (11) and the expression E SM nom = C 2 V SM nom 2 for the nominal SM energy and then rearranging for the nominal SM voltage gives
2) Stack voltage limit:
The maximum voltage that each converter stack is capable of generating is given by the sum of the SM capacitor voltages within the stack. This voltage is a timevarying value due to the energy deviation of the stack over each cycle. When dimensioning the converter, it must be ensured that the converter has sufficient voltage capability to meet the voltage demand at all operating points. At the same time, it is desirable to limit the amount of SMs included within the stack to ensure high efficiency. Some safety margins on the stack voltage capability should also be considered in order to allow for disturbances to the energy levels (and hence voltage capability) within the converter during fault conditions. In this work, it was found to be useful to specify this margin in terms of energy. The energy safety margin, E safety , represents the amount of energy by which a converter stack can be perturbed downwards and still be capable of generating all specified P/Q set points across all ac grid conditions. For the case of the hybrid MMC, two energy safety margins are considered: one based upon the positive arm voltage capability E + safety and the other on the negative arm voltage capability E − safety . The stored energy within the converter stack, assuming that the energy safety margin has been depleted, can also be described by the sum of the energy within the SMs at their nominal voltage plus the deviation of the stored energy within the stack, ΔE stack (ωt), given by (10) minus the safety margin, E + safety . This is expressed as
Assuming that the overall deviation in voltage between SMs is relatively small, the instantaneous maximum available voltage within the stack, considering the safety margin, can be calculated as
When operating at its design limit in terms of voltage capability, an MMC will be utilizing the voltage capability of all of the SMs within each stack of the converter, assuming that the energy content of the stack has been depleted by its safety margin. Fig. 7 illustrates this point. The available voltage within the stack, considering the safety margin, can be seen to intersect the stack voltage at one point during the cycle, denoted ωt crit .
The stack voltage at the critical angle can, therefore, be linked to the available voltage within the stack by (15) . This can be rearranged in terms of the energy stored within the stack at this point to give (16)
Equations (13) and (16) can be equated to give (17) , which is only valid at the critical angle. The unknown terms within this equation are the number of SMs (N ) and the nominal SM voltage (V SM nom )
The exact location of the critical angle is dependent on the level of energy storage within the converter, as governed by both N and V SM nom , and is closely related to the point at which the energy is lowest, but the voltage demand highest. Taking (17) and dividing both sides by the expression for the nominal energy
Rearranging this expression gives
The critical point is the point that maximizes (19) , within the converter can be made. The critical angle can then be found from (20) . To ensure that the critical angle has been found, the entire design process can be iterated with the value of E est nom updated based on the previous results. This has been found to converge within one to two iterations of this process
3) Solving for N and V SM : The converter design must be done while simultaneously solving for the conditions on the peak rated SM voltage limit and the stack voltage limit. This can be done by substituting (12) into (17) . Grouping terms gives the following second-order polynomial expression:
Solving for the roots of (21) and then choosing the positive root that satisfies the condition: V SM nom ≤ V max SM , which gives the required number of SMs within the arm. The nominal energy within a single SM can then be calculated from (11) , which then allows the nominal SM voltage to be solved using (12) .
To design for a given P/Q specification, the required value of N can be checked for each outer point of the P/Q specification, with the values of V crit stack and ΔE crit recalculated for each operating point and using the maximum value ofΔE stack across the P/Q specification. The required number of SMs can then be taken as the resulting worst-case value of N .
A. Rating for Blocked Operation During DCFs
If the converter is designed to simply block the ac-side current contribution to a fault on the dc side, then the FB portion of the stack can be sized according to the maximum ac line voltage, following the analysis presented in [21] . The number of required FBs, N FB , within each arm is then given by the rating of the FB stack divided by the nominal SM capacitor voltage. The number of FBs N FB can then be given as
B. Rating for DCF Ride Through and STATCOM Operation
The negative voltage capability of each stack of SMs is given by the sum of the capacitor voltages of the FB SMs within the stack. If the converter needs to be rated to perform a DCF ride through (i.e., retain current control throughout the fault), as well as provide STATCOM capability when the dc bus is shorted, then the sizing of the FB portion of the stack can be carried out in a similar manner to the overall stack so that neither the peak SM voltage limit or the stack voltage limit is breached under the specified operating envelope. In general, the stack voltage limit has been found to be the limiting factor, so the design under this assumption is given here.
In this case, the number of FB SMs must be chosen so that the FB SMs have sufficient voltage capability to ensure operation under the worst-case-specified operating condition. As with the positive voltage capability, some safety margin (E -safety ) should also be applied to the negative voltage capability to account for disturbances to the overall energy content of the FB SMs. As with the positive voltage capability, this safety margin can be specified in terms of energy. Under the assumption that the same capacitor and nominal voltage are used for both the FB SMs and HB SMs, then the ratio K FB also describes the ratio of the nominal energy stored within the FB SMs to the nominal energy stored within the overall stack. In this case, the value of K FB can then be found by adapting (17) for the DCF case. This is given in (23) . This can be rearranged in terms of K FB into the form of a second-order polynomial, which is given in (24) . The required value of K FB can be found by taking the positive root of this expression. The worst case can be found by sweeping the outer design specifications for STATCOM operation during DCF conditions
V. DESIGN ANALYSIS Solving for the required number of SMs (N ) within the converter, using (21), requires the peak energy deviation of the stack and the stack voltage and energy deviation at the critical point to be found. Fig. 8 illustrates how these values vary with the converters modulation index, and how they impact the design of the overall converter when considering operation at leading and lagging power factors. For illustrative purposes, each design in this plot considers only a single set point with no ac voltage variation. As the modulation index increases, the energy deviation waveform of the stack changes considerably for both leading and lagging operation. When examining lagging power factors, it can be seen that the critical point occurs when the energy deviation is approaching its minimum value, meaning that the overall available voltage within the stack is also approaching its minimum. As m increases, this minimum value for a given set point decreases. From a design perspective, this results in a lessening in the requirement to increase the rated voltage of the overall stack (given by the product of N and V SM nom ) above the value of the stack voltage at the critical point. For leading power factors, this effect is less pronounced as the critical point occurs when the energy deviation is at a positive value (i.e., the voltage capability within the stack at that point is above its nominal value). At lower modulation indexes, the required value of N is broadly equal for operation at both leading and lagging power factors. However, as m increases, the design burden for leading power factors becomes considerably more pronounced than that for lagging power factors. This is because of the decreasing value of the energy deviation at the critical point for lagging power factor operation. In addition, the peak energy deviation at lagging power factors is below that at a leading power factor. This results in a higher allowable average SM voltage, further reducing the overall required value of N .
To investigate the design of the hybrid MMC, considering realistic design specifications for P/Q capability and ac voltage variation, a detailed design sweep using the methodology presented in the Section IV was carried out for three SM capacitor sizes. A 9-mF SM capacitor was chosen as the base case capacitor, as this SM capacitor size results in an HB MMC design (at m = 0.96) that has an energy storage equivalent to 33.8 kJ/MVA, which is in line with industrial estimates of the required energy storage [28] . SM capacitors of 7 and 11 mF, corresponding to energy storage equivalents at m = 0.96 of 26.8 and 41 kJ/MVA, respectively, were chosen to give some variance around the base case value. The inputs to the design script are given in Table I . The P/Q specification used is taken from the GB grid code requirements for voltage-source converters [30] . It calls for the converter to be capable of generating 0.3/− 0.5 p.u. reactive power (capacitive reactive power given as positive), while at ±1 p.u. active power (inverting power given as positive) over a ±5% variation in the ac voltage. The dc voltage is assumed to be well controlled to its nominal value.
The results from the design sweep, with variation in the modulation index (m) from 0.8 to 1.45, for the three SM capacitor sizes are shown in Fig. 9 . This illustrates how the modulation index that the converter operates at impacts the overall design. Fig. 8 . Impact of the modulation index on the converter design at different modulation indexes for leading and lagging power factors. Designs are done considering only single set points and no variation in ac voltage, using a 9-mF SM capacitor and the electrical parameters given in Table I A maximum modulation index of 1.45 was considered as the hybrid MMC experiences issues in divergence in energy between the FB and HB SMs if m is increased much beyond this point [13] , [15] . As m is increased, the rated voltage of the stack (shown at top left (a)(i) and given by the product of N and V SM nom ) can be seen to increase for all three capacitor sizes. The required number of SMs (N ) to achieve this rated voltage (shown at the top right (b)(i)), however, can be seen to be approximately constant from m ≈ 0.8 to m ≈ 1.05, despite the increased required voltage rating of the stack. Past m ≈ 1.2, the required number of SMs increases at a shallow rate for all three capacitor sizes considered. This shallow increase is caused by the reduced energy deviation of the stacks of SMs as m is increased, as illustrated in Fig. 6 . This has two major impacts on the converter design, which offset the need for more SMs. The first impact is shown in Fig. 9(a)(ii) , showing the required ratio of the rated stack voltage to the peak stack voltage demand in order to operate without breaching the specified safety margins. This reveals a sharp decline from m ≈ 1 to m ≈ 1.2, with the effect more pronounced with the smaller SM capacitor sizes. The second factor is shown in Fig. 9 (a)(iii) and shows the required derating applied to each SM to ensure that it does not exceed its peak voltage rating. This also reduces as m increases, resulting in greater utilization of each SM. These factors combine to reduce the required increase in SMs. At lower modulation indexes, there can be seen to be a large variation in the required value of N with the SM capacitor size; this variation can be seen to reduce as m is increased. The value of K FB , shown in the subplot (a)(iv) of Fig. 9 , can be seen to increase as m increases. There is an approximate 0.05 difference between the designs that are required to simply block the DCF (shown in dashed lines) and those that are required to perform STATCOM operation, while the dc bus is shorted (shown in solid lines). At m = 1, the value of K FB is close to 0.45, increasing to 0.6 at m = 1.45. K FB is seen to vary little with the SM capacitor size.
Conduction losses dominate the power losses within MMCs at the HVDC scale. To make an estimate of the expected power losses, the number of devices (1 for each HB SM and 2 for each FB SM) within the conduction path (N Dev ) can be calculated us-
. This is shown in Fig. 9(b) (ii). The RMS current flowing through the arm (I RMS stack ), which is same for all designs, decreases as m is increased due to the reduced ac current component flowing through the converter arms. The product of I RMS arm and N Dev is used as an indicator of the expected power losses within the converter and is shown in the last subplot of Fig. 9(b) (iv). This shows a significant decrease as m is increased from 0.8 to 1.2. From 1.2 to 1.4, it is relatively level, with a slight upwards trend observed as m increases past 1.4. This indicates that most of the power loss reduction benefits that may be achieved by designing the hybrid MMC to overmodulate are achieved by operating with a modulation index of 1.2, with little further reduction after this point.
Efficiency estimates for hybrid MMC designs were undertaken for the choices of SM capacitor size, using time-domain simulation models of the hybrid MMC implemented in MAT-LAB/Simulink, and with stepped changes of 0.05 in m. Power losses were estimated using the method presented in [31] , and the results of this are shown in Fig. 10 . The insulated-gate bipolar transistor (IGBT) used was a 3.3-kV 1500-A device from ABB semiconductors [32] . As noted in [15] , the decreasing ac current magnitude as m increases opens up the possibility of uprating the converters power rating, as the peak current rating of the IGBTs used will not be fully exploited. In a practical system, the level to which this could be utilized would depend on the limitations of the dc cable or overhead line that the converter is connected to. Alternatively, a smaller IGBT could be used at higher modulation indexes; however, this would likely negate the efficiency gains achieved by increasing m, and so is considered likely to be undesirable. Efficiency results, assuming the use of the same IGBT in all cases, show a relatively sharp decrease in the overall losses, as the design is moved into the overmodulation region. Most of the gain in efficiency is achieved by a modulation index of 1.2, with only small further gains beyond this. At lower modulation indexes, there is a noticeable variation in the power losses with the SM capacitor choice, with designs with larger SM capacitors showing lower losses. This difference is reduced, though not eliminated, as m is increased. This indicates that an SM capacitor that may be an undesirable choice, for power loss reasons, for use in a design at lower modulation indexes may be more viable as a choice in an overmodulating design. The reduced cost associated with a smaller capacitor size could also offset some of the increased capital cost associated with the increased number of SMs.
To illustrate the design options that exist with the hybrid MMC, with associated penalties in terms of the number of SMs, semiconductor device count, and power losses, a comparison was undertaken between designs at m = 0.96 and m = 1.2, and an HB MMC design at m = 0.96. The results of this comparison are given in Table II . The modulation index for the undermodulating designs was chosen so that their stack voltage under the worst-case operating condition (rated power, rated capacitive reactive power, and maximum ac voltage) still leaves a 5% margin in the converter voltage with respect to the dc voltage. For hybrid MMC designs that are capable of STATCOM operation, power loss reductions in the region of 12% (corresponding to 0.065% of rated power) can be seen when moving from a design at m = 0.96 to a design with m = 1.2. The required increase in the overall number of SMs to achieve this is approximately 6%, with an approximate 10% increase in the required number of IGBTs (because of the increased ratio of FB SMs to HB SMs). Similar power loss reductions and required increases in the number of SMs are seen in the cases where the converter is designed to block. Rating the converter to be capable of operating as a STATCOM, rather than blocking during a fault, carries a power loss penalty of approximately 0.02% of the rated power, and an approximate 4.5% increase in the required number of IGBTs. The most efficient DCF tolerant design in this group (m = 1.2, rated to block) incurs a power loss that is approximately 15% higher than the HB MMC design. A P/Q capability graph of a hybrid MMC with a 9-mF SM capacitor operating at m = 1.2 is shown in Fig. 11 to illustrate the overall P/Q capability of the hybrid MMC operating at this modulation index. In a HB MMC, the limiting factor on the stack voltage limit is typically at a set point of full rated power plus full rated inductive power factor, while the peak SM voltage limit is reached at rated power rated capacitive power factor [22] . In the overmodulating hybrid MMC, it has been found that both of these limits occur at full rated power plus full rated capacitive reactive power. This is in line with the energy deviation plots shown in Fig. 6 , which showed an increase in the stack energy deviation minimum magnitude as m increases at capacitive power factors, with a reduction in this minimum magnitude seen at inductive power factors. The current limit shown is taken as the minimum required current limit to allow an equivalently rated converter designed at a modulation index of 0.96 to function. Overall, the converter exhibits significant reactive power capabilities, as well as some overhead margin in terms of active power capability, due to the reduced ac component in the arm current, which could be exploited.
This section has examined how the modulation index that the hybrid MMC is operated impacts the overall design. It has been found that the reducing energy deviation as m increases results in better utilization of each SMs rated peak voltage plus a reduced requirement on the overall voltage rating of the stack. These factors combined with the reducing ac current magnitude cause a reduction in power losses in the converter, the majority of which are accrued by a modulation index of 1.2.
VI. SIMULATION RESULTS
A detailed simulation model of a hybrid MMC was implemented in MATLAB/Simulink and was configured to operate at a modulation index of 1.2 and operate as a STATCOM during DCFs. The specification for the converter is the same as those given in Table II , with the additional circuit values given in Table I . The converter's controller uses an linear-quadratic regulator current controller with an energy management system that ensures that the correct energy levels are maintained within each converter arm [24] . Voltage balancing of SMs within each stack is achieved using a tolerance band method, similar to the one described in [23] . Separate sorted lists are generated for positive and negative voltages to account for the inability of the HB SMs to contribute to negative voltage generation.
The four outer corners of the P/Q specification were tested at both extremes of the ac voltage variation. Results from the converter when operating during inverting operation are given in Fig. 12 . Inverting active power and capacitive reactive power are defined as positive. At P:1 Q:0.3 p.u. at 105% nominal voltage, shown in Fig. 12(a) , the peak average SM voltage can be seen (label: A) to intersect the design value of 2000 V. At P:1 Q: 0.3 p.u. at 95% nominal voltage, shown in Fig. 12(a) , the stack voltage can be seen to intersect (label: B) with the safety margin applied to the overall available voltage within the stack. At the other two operating conditions, given in Fig. 12(b) and (c), the stack voltage and peak average SM voltage stay below the specified limits. This is in agreement with the P/Q capability graph shown in Fig. 11 .
VII. EXPERIMENTAL RESULTS
To verify the design methodology presented, as well as verify the operation of the converter at a modulation index of 1.2, a hybrid MMC was dimensioned and tested using a laboratoryscale multilevel converter, which contains ten SMs per arm that can be configured as either FBs or HBs. The experimental work was carried out to validate the analytical work against unmodeled factors as well as practical control limitations. A picture of the laboratory-scale converter is given in Fig. 13 . Further details of the laboratory-scale converter, as well as the system used for emulating DCF tests, are provided in [33] . The converter's controller is similar to the one used for the simulation results within the previous section and is implemented on an Opal-RT OP5600 real-time simulator.
Because the laboratory-scale converter has only ten SMs per arm, each of which can be configured as either an FB SM or HB SM, it was not possible to do the experiment using a design with K FB = 0.55 and a modulation index of 1.2. A sweep of design inputs, using the methodology presented in Section IV, with variation in the SM capacitor, dc voltage, and peak rated SM voltage was undertaken. By tightening the ac voltage variation on the P/Q capability to 0%, a solution was found with a required number of SMs close to 10 and a required number of FBs close to 5. The inputs and outputs from the design are given in Table III. The converter was run using the parameters from the above table, with the values of N and N FB rounded to 10 and 5, respectively. Two outer points of the P/Q specification were tested during steady-state operation. Results from each run are given in Fig. 14 . The SM voltages were logged using the OPAL-RT controller data acquisition system. The arm current and stack voltage of the upper arm of phase A were logged with an oscilloscope using a current probe and a differential voltage probe. A moving average of the measured stack voltage was generated and overlaid on the measured stack voltage. The converter can be seen to be operating close to its design limits in both set points tested, with the mean SM voltage reaching slightly above the 170-V design target during rectifying operation with positive reactive power. At rectifying operation with inductive reactive power, the stack voltage can be seen to intersect the safety margin applied to the total available voltage within the stack with good approximation. This intersection occurs at an inductive power factor rather than a capacitive one, as discussed in the previous section. This occurs as the dimensioning of the experimental converter was done without any variation in the ac voltage magnitude.
The converter was also tested with a pole-to-pole DCF scenario, generated using a 10-Ω fault impedance and chopper IGBT. The results from this test are shown in Fig. 15 . Prior to the fault, the converter was set to generate −1 p.u. active power and 0.3 p.u. reactive power. When the DCF is detected, the converter's controller is set to drop its active and reactive power set point and then ramp back up to its reactive power set point after one cycle. The converter can be seen to retain current control throughout the fault, quickly driving the arm current to zero once the fault is detected and then ramping up to its reactive power set point. The filtered moving average of the stack voltage can be seen to be violate the safety margin, but is still below the overall available voltage within the arm during STATCOM operation under DCF conditions. This is because the fault results in some disturbance to the energy levels within the converter. Such disturbances can be expected and are one of the reasons why the energy safety margin was included within the design specification. In addition, the laboratory-scale converter has five FB SMs, whereas the design called for 5.095 and so the rated negative voltage capability of the arm is, therefore, slightly below the required level given by the design method.
VIII. CONCLUSION
The ability of the hybrid MMC to offer tolerance to DCFs without the efficiency penalty of the FB MMC is known. With the hybrid MMC, there is a choice over the ratio of ac-to-dc voltage at which the converter should operate. This choice impacts not only the required voltage rating of each stack, but also the required ratio of FB to HB SMs in order to achieve DCF tolerance. At the same time, the choice of ratio of ac-to-dc voltage impacts the converter's internal voltage, current, and energy deviation waveforms, which have an impact on the required amount of derating applied to each SM, as well as the required uprating of the overall voltage capability of each stack of SMs. This paper has described and verified a design process that, for a given P/Q specification and given modulation index, gives the required number of SMs, the required derating applied to each SM, and the required ratio of FB SMs to the overall required number of SMs. This method is then used to perform a sweep of hybrid MMC designs with a variation in the modulation index. It is found that increasing the modulation index past 1 gives an initial improvement in efficiency, but diminishing returns occur such that a nominal modulation index of 1.2 is the preferred choice. In comparison to a hybrid MMC design that does not overmodulate, the reduction in semiconductor power losses is approximately 10% and the required increase in the number of SMs is 6% (corresponding to a 10% increase in the number of IGBTs). Designing the hybrid MMC to be capable of operating as a STATCOM under DCF conditions carries a further design penalty.
The design method was verified with a time-step simulation of a 1.5-GW ±525-kV converter to demonstrate that key design parameters are within limits at the extremes of the specified operating range. The design was also verified in terms of limitations of a practical real-time controller with a 15-kW ±750-V laboratory-scale converter. He is a Professor of electrical power engineering with Imperial College London and the Director of the Energy Futures Laboratory with a role fostering interdisciplinary energy research. He also leads the HubNet consortium of U.K. universities. His research interests include the flexibility of power electronics to accommodate new generation patterns and new forms of load, such as electric vehicle charging, as part of the emerging smart grids. In HVDC, he has contributed converter designs that reduce losses while also providing control functions to assist ac system integration. In distribution systems, he has pioneered the use of soft open points and the study of stability of grid-connected inverters.
